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Introduction
Recent progress in Digital Signal Processing makes the application of digital algorithms more and more attractive in various fields. However, in battery-operating equipment which needs analog interfaces, the power consumption of the additional today's available A/D and DIA converters restricts the use of digital signal processing.
Tsical audio applications need a bandwidth above 6 kI3z and a dynamic range of about 80 dB corresponding to 13 to 14 bits precision. It is clear that converters with such features consuming distinctly less than 1 mW are not standard components today.
Fortunately, in many audio applications, these requirements may be loosened without loss of perceived signal quality. Numerous masking experiments [Schr79] indicate that noise at a level of 30 dB below signal components does not cause any perceptual degradation. Consequently, for such applications, the design constrains are the dynamic range and the minimal signal-to-noise ratio.
Related works
En [%ha921 the "relative precision" is achieved by a kind of floating point converter. The minimal signal-to-noise ratio determines the number of bits of the mantissa realised as a normal linear converter. At the front end, a variable gain pre-amplifier provides the required dynamic range (see [Gri95] and [Gri96] for an implementation).
"Relative precision" using RSD
An RSD (Redundant Signed Digit) converter which algorithm can be seen in figure 1, capacitors non-linearity oniy limits the maximal signalto-noise ratio the quality of the reference has the same effect 0 0 0 * The unique fundamental limit for the dynamic range is the noise sampled at each iteration of the algorithm.
In order to highlight the "relative precision" effect of the RSD algorithm, one can consider the effect of an inaccuracy A1 introduced at the frst iteration of the algorithm. -The precision of the rest of the a l g o r i t h is perfect, the find error will be 2 n -2~~,~~r L S B~ for both converter dgorithms.
Vh is close to 0.
The error 8 1 comes from the finite gain of an amplifier, the error A, is proportional to Vx(l). 
Realisation
The converter is reaiised in CMOS technology and the operations of the algorithm are performed with switched capacitors. It can be implemented very simply thank to the characteristics of the algorithm and the design constrains.
The input signal is sampled at the beginning of the a l g e riehm, thus no sample and hold circuit is required in front of the circuit.
Since the comparisons have a lxge tolerance, these functions can be realised by simple strobed cross-coupled inveners, thus no static power is consumed by the decision circuits.
A simple shift register is sufficient to store the digital result of an algorithmic converter. Nevertheless an additional component is required to convert the redundant output of the RSD converter into a 2'complement form [Gin92]. This circuit needs about 70% more gates than a shift register.
Implementation
The most important design parameters listed below are adapted to fulfil typical audio applications: The dynamic range determines a minimum value of the capacitors such that the sampled thermal noise kT/C remains below half an LSB. In order to reach a maximal dynamic range, the negative supply voltage is used as voltage reference. The minimal signal-to-noise ratio is achieved by keeping the amplifier's gain high enough and by a good capacitors matching. These points are not practical problems since, with a appropriate layout, a typical matching of some '/@ is easily fulfilled (leading to a signal-to-noise ratio of almost 50 dB). The amplifier's gain, expressed in dB, conducts in first approximation to the same signal-tonoise ratio limit.
The circuit is implemented in the ALP2 EV double metal, double poly, 2 pm CMOS technology from EM Microelectronic-Marin SA in Switzerland. The analog part is full custom layout and the digital part is realised using CSEL-LIB, a low power standard cell library developed at the CSEM SA, Neuchstel, Switzerland.
The simulations exhibits a power consumption of 25 pW at 2.5V for the analog part of the A/D converter and the area is 0.06 mm2 including the polarisation circuit.
Additional components are on the test circuit. One can find a D/A converter having the same "relative precision" as the A/D one, a track and hold output amplifier, the control !ogic, the serial-to-parallel and parallel-to-serial conversion circuit (figure 4 and 5). The whole circuit has an area of 4mm2 (3 5900 sq-mil) including pads arid the core an area of about 0.8 mm2.
The timing signals of the circuit are found on figure 6. The "cl? and "sync" signals controls the sampling frequency and the number of bits. The internal MSB first to LSB first registers are builld to support a word length up to 15 bits.
Thank to the serial ports, the number of pins can be limited to 9.
Some test pads atnd auxiliary functions (for instance putting some parts in stand-by mode) are added.
Performances
acquisition card, with 6 4 k E sampling rate and variable reference voltage to reach the dynamic range.
The measurements (figure 8) of the Total Harmonic Dktortion (TED) and THD f noise shows a saturation at about 60 dB SNR for large input levels and the same behaviour as a linear converter for low input levels as foreseen by the simulations (figure 3). (dB befow full scale) 70.0-
Sigmabto-noise ratio
The circuit is tested on a PC based environment equipped with a data acquisition card from National Instruments (AT-MIO-1 6 5 I) driven with the EabVIEW software.
Power consumption
The circuit consumes at f 1.2 V power supply and 16 kHz sampling frequency: 
Noise floor
The noise floor of the AID converkr is measured at 16 WZ sampling frequency for reference voltages between 1 V and 2.5 V. The results are given in dB relarive to ehe full scale (figure 7) and were measured with the input connected to 
Signal-to-noise ratio
The signal-to-noise ratios are measured with a 1 kHz sinusoidal input sampled at 16 kHz, and & 1.2 V power supply. It should be noticed that the measurements of this section gives worst case results due to the limitation of the sinusoidal source (12 bits DAC).
Others 8 References a ) Sampling frequency
The sampling frequency can be increased at the cost of a slight degradation of the maximal signal-to-noise ratio. The 
c ) Temperature behaviour
The circuit has been used from -40°C to + 100°C: at k 2.5 V power suppiy and worked for the whole range. The offset drift is -32 kV/K (or a eotal offset change of 4.5 mV between -40°C and + 100°C).
d ) Yield
From a series of 119 chips, 113 worked correctly and were mounted in TSSOP-14 packages, resulting in a yield of about 95 7%.
e ) Analog ports characteristics
The analog ports have the following characteristics: In many applications, the output has to be buffered due to its relative high impedance.
DIA converter
The D/A converter is not yet fully tested, but it works correctly. It has a dynamic range of at least 13 bits and a maximal signal-to-noise ratio of more than 50 dB.
Conclusion
The presented converters are well suited for audio applications where a large dynamic range is needed but only a relative precision is sufficient. They feature 13 to 14 bits dynamic range and a maximal signal to noise ratio of about 60 dl3 (-10 bits).
For other applications, such as instrumentation, the offset and the non-linearity can be compensated by a digital circuit at the cost of less than I mm2 extra area in a 2 pn tecbology and no significant increase in the power consumption.
Since the presented converter takes up very few silicon area and consumes only some pW, it becomes feasible to process signals digitally for many audio applications.
